

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

EXPRESS MAIL NUMBER: EL315971359US

Date of Deposit: November 18, 1999

I hereby certify that this paper is being deposited with the United States Postal Service "EXPRESS MAIL Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to BOX PATENT APPLICATION, Commissioner of Patents and Trademarks; Washington, DC 20231.

Patricia K. Parry

UTILITY APPLICATION TRANSMITTAL LETTER

THE COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

ATTN: BOX PATENT APPLICATION

Sir:

Transmitted herewith for filing is the patent application of:

INVENTOR(s):

Walter C. Lin

FOR: METHOD AND APPARATUS FOR COMMUNICATING DIGITAL DATA FROM A COMPUTER SYSTEM TO A **DISPLAY DEVICE**

Enclosed are:

- 1. <u>26</u> page(s) of Specification
- 2. 6 page(s) of Claims
- 3. _____ page(s) of Abstract
- 4. 11 sheet(s) of Informal Drawings
- 5. Declaration and Power of Attorney (executed) (3 pgs.)
- 6. Small Entity Statement (3 pgs.)
- 7. Assignment w/Recordation cover page (3 pgs.)
- 8. Check in the amount of \$567.00
- 9. Certificate of Mailing bearing Express Mail No. EL315971359US
- 10. Return Postcard

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Walter C. Lin

Serial No: Not assigned

Group Art Unit:

Not assigned

Filed:

Herewith

Examiner:

Not assigned

Title:

METHOD AND APPARATUS FOR COMMUNICATING DIGITAL DATA FROM

A COMPUTER SYSTEM TO A DISPLAY DEVICE

* * *

Verified Statement Claiming Small Entity Status

I hereby declare that I am

- [] the owner of the small business concern identified below:
- [x] an official of the small business concern empowered to act on behalf of the concern identified below:

Name of Concern:

Trident Microsystems, Inc.

Address of Concern:

2450 Walsh Avenue

Santa Clara, California 95051

I hereby declare that the above identified small business concern qualifies as a small business concern as defined in 13 CFR 121.3-18, and reproduced in 37 CFR 1.9(d) for purposes of paying reduced fees under Section 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For

purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time, or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third-party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention identified above.

If the rights held by the above identified small business concern are not exclusive, each individual, concern or organization having rights to the invention is listed below and no rights to the invention are held by any person, other than the inventor, who could not qualify as a small business concern under 37 CFR 1.9(d) or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or a nonprofit organization under 37 CFR 1.9(e):

Organization Identification

[X] no such person, con	ncern, or organization			
[] persons, concerns, or organizations listed below				
Full Name:				
Address:				
[] Individual	[] Small Business Concern	[] Nonprofit Organization		

Acknowledgment and Declaration

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.78(b))

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

Name of Person Signing	
Title of Person Signing	
Name of Concern:	Trident Microsystems, Inc.
Address of Concern:	2450 Walsh Avenue, Santa Clara, California 95051-1303
Signature	Som Conve
Date:	

METHOD AND APPARATUS FOR COMMUNICATING DIGITAL DATA FROM A COMPUTER SYSTEM TO A DISPLAY DEVICE

Background of the Invention:

*

5

10

15

20

The present invention relates to the field of display controllers. More particularly, the present invention relates to set-up and synchronization of a display controller for receiving analog video signals from a host computer system and for converting the analog video signals into digital samples prior to provision to a display monitor. The present invention also relates to communication of information from the host computer system to the display controller.

A desk top personal computer system typically includes a video adapter card connected to a system bus for the computer system along with a central processing unit (CPU) and memory. Data representative of an image to be displayed is typically generated by an application program stored in the memory and executed by the CPU. The image data is typically provided to the video adapter card via the system bus. A cathode ray tube (CRT) display monitor is typically connected to the video adapter card for displaying the image. Accordingly, the video adapter card forms signals which are appropriate for driving the CRT display.

An image is formed on the CRT by directing an electron beam, which originates from behind the display area of the CRT, according to a repeating pattern of equally-spaced horizontal scan lines which cover the display area of the CRT. This pattern is known as a scanning raster. One complete pass over the display area is referred to as a frame. For driving the CRT display, the video adapter card generates red (R), green (G), and blue (B) component signals along with a horizontal sync (HSYNC) signal and a vertical sync (VSYNC) signal. The RGB signals provide color and intensity information for the raster, while the HSYNC signal provides timing

20

į

5

10

provides timing information for decoding vertical retrace periods for the raster which occur between frames. The vertical retrace periods are accompanied by a vertical blanking interval during which the RGB signals do not convey color information (e.g., they are held at their lowest intensity level), while horizontal retrace periods are accompanied by horizontal blanking intervals. A portion of the horizontal blanking interval prior to a pulse in the HSYNC signal is known as a front porch, while a portion of the horizontal blanking interval following a pulse in the HSYNC signal is known as a back porch. Phosphor coatings on the CRT convert the electron beam into red, green and blue visible light, thus, forming a color image on the CRT.

The RGB, HSYNC and VSYNC video signals are analog signals which are typically

information for decoding horizontal scan lines for the scanning raster. The VSYNC signal

The RGB, HSYNC and VSYNC video signals are analog signals which are typically formed in accordance with one of a variety of standardized formats. These standardized formats include: Enhanced Graphics Adapter (EGA), Video Graphics Array (VGA), Super VGA, Extended Graphics Array (XGA), and Color Graphics Adapter (CGA). Each standard specifies available display modes, color resolutions, spatial resolutions, character sets, available graphics functions and a variety of other display parameters.

The spatial resolution in the vertical direction for the analog video signals is related to the number of horizontal lines which occur between vertical retrace periods. The spatial resolution in the horizontal direction is related to a number of cycles of a clock signal which occur during each horizontal line. A clock signal (e.g., a pixel clock) is formed by the computer system and is utilized for forming the analog video signals. For each cycle of the clock signal, the RGB analog video signals include constituents, such as color and intensity information, for display.

Accordingly, each such clock cycle represents the minimum size for a feature of an image which may be displayed. Although the analog video signals may not literally have pixels, each such

į

5

clock cycle which occurs during a horizontal scan line may be thought of as corresponding to a pixel. Thus, each horizontal scan line includes a row of pixels.

Digital displays, such as flat panel display (FPD) monitors, have been used for some time in laptop and notebook portable computers, and have become increasingly prevalent in desktop computer systems due to several advantages that FPD monitors offer over CRT displays. For example, in comparison to a CRT having the same display area, an FPD monitor is generally lighter in weight, occupies less space and consumes less power than the CRT counterpart display.

An FPD monitor typically includes liquid crystal sandwiched between two layers of polarized material. The alignment of crystals for an area of the display, such as a pixel, can be controlled by applying an electric field to the area. The electric field for each pixel can be controlled by applying voltage to the area via a transistor switch associated with the pixel. Due to the polarization of the layers, the alignment of the crystals for the area also affects the ability of the area to transmit light. Thus, by providing a backlight for the display and by activating appropriate ones of a matrix of transistor switches, an image can be formed on the display. By providing colored filters and additional transistor switches for each pixel, such that a red, green and blue display element is provided for each pixel, color images can be displayed by the FPD.

Because individual display elements of an FPD monitor must be appropriately controlled to form an image, the character of signals required to drive FPD monitors differ markedly from those required to drive CRT displays. More particularly, FPD monitors are generally driven by digital signals in accordance with an appropriate digital protocol, whereas, the RGB, HSYNC and VSYNC video signals formed by the video adapter card are in accordance with an

į

5

10

15

20

appropriate analog format, as explained above. This has typically required different adapter cards for CRT and FPD monitors.

To drive an FPD monitor using a computer system which is preconfigured for driving a CRT, the analog RGB, HSYNC and VSYNC video signals must be transformed into appropriate digital signals. In addition, it may be desired to perform digital processing on the analog video signals prior to providing such digitally-processed signals to a display monitor. For example, the digitally-processed signals may be provided to a digital display, such as an FPD, or may be converted back into analog signals prior to provision to an analog display, such as a CRT. In either case, the analog video signals must be digitally sampled. The sampling frequency and phase, however, must be precisely synchronized with the analog video signals. Otherwise, the display image can be degraded on the whole, can include areas that are blurred, or can be misaligned to the display area of the display monitor. The synchronization task is further complicated in that application programs often alter the parameters of an analog video signal from those parameters specified by one of the standardized formats (e.g., SVGA).

Therefore, what is needed is are improved techniques for converting analog video signals into digital samples for driving a display monitor. More particularly, what is needed are improved techniques for synchronizing a digital sampling frequency and phase with that of an analog video signal; for horizontal and vertical orienting a display image on a display monitor; and for communication from a host computer system to a display controller. It is to these ends that the present invention is directed.

Summary of the Invention:

ţ

5

10

15

20

The invention is a method and apparatus for control of a display monitor which provides improved techniques for receiving and converting analog video signals formed by a host computer system into digital samples suitable for provision to the display monitor. More particularly, the invention provides improved techniques for synchronizing a digital sampling frequency to the analog video signals; for synchronizing a digital sampling phase to the analog video signals; for horizontally and vertically orienting a display image on the display monitor; and for communication from a host computer system to a controller of the display monitor.

In accordance with an aspect of the invention, a method and apparatus are provided in which digital data is communicated from a computer system to a display device. An analog video signal is received from a computer system, the analog video signal including a predetermined data pattern. The analog video signal is sampled to detect the predetermined data pattern. The digital data is then recovered from the detected predetermined data pattern. The predetermined data pattern may occur a predetermined time interval after a horizontal sync pulse which is associated with the analog video signal. The predetermined data pattern may occur outside of a blanking interval for the analog video signal. The display device may respond to the predetermined data pattern by commencing a set-up process. The set-up process may include adjusting a sampling rate for sampling the analog video signal; adjusting a sampling phase for sampling the analog video signal; or adjusting an orientation of a display image for the display device. Adjusting an orientation of the display image may comprise adjusting a sampling start time for the analog video signal relative to a horizontal or vertical sync pulse.

The predetermined data pattern may be representative of a parameter of the analog video signal. The parameter may be representative of a resolution of the analog video signal. The

ķ

5

analog video signal may be formed in accordance with a clock signal, where the parameter is representative of a frequency of the clock signal. The predetermined data pattern may be representative of a beginning of a horizontal blanking interval relative to a horizontal sync pulse for the analog video signal. The predetermined data pattern may be utilized for adjusting a horizontal orientation of a display image for the display device. The predetermined data pattern may be representative of a beginning of a vertical blanking interval relative to a vertical sync pulse for the analog video signal. The predetermined data pattern may be utilized for adjusting a vertical orientation of a display image for the display device.

The present invention provides an improvement in that information, including information relevant to sampling of analog video signals for conversion of those signals into a format suitable for display by a display device, may be provided to the display device by a source of the analog video signals.

Brief Description of the Drawings:

Figure 1 illustrates a block diagram of a host computer system and a display system in accordance with the present invention;

Figure 2 illustrates a more detailed block diagram of a receiver of the display controller of Figure 1;

Figure 3 illustrates a display image including calibration features for adjusting a sampling clock frequency for sampling an analog video signal;

Figure 4 illustrates a timing diagram for adjusting the sampling clock frequency;

Figure 5 illustrates a display image including calibration features for adjusting the phase of the sampling clock;

5

Figure 6 illustrates a timing diagram for adjusting the phase of the sampling clock signal;

Figure 7 illustrates a display image including a calibration feature for horizontally

orienting a display image for a display monitor in accordance with the present invention:

Figure 8 illustrates a timing diagram for horizontally orienting the display image;

Figure 9 illustrates a display image including a calibration feature for vertically orienting a display image for a display monitor in accordance with the present invention;

Figure 10 illustrates a timing diagram for vertically orienting the display image; and
Figure 11 illustrates a display image including calibration features for communicating
digital data from a host computer system to a display controller.

Detailed Description of a Preferred Embodiment:

Figure 1 illustrates a block diagram of a host computer system 100 driving a display system 200 in accordance with the present invention. The host computer system 200 may include a central processing unit (CPU) 102, a memory 104 and a video adapter 106, all of which are interconnected by a system bus 108. Data representative of an image to be displayed is typically generated by an application program stored in the memory 104 and executed by the CPU 102. The image data may be provided to the video adapter 106 via the system bus 108. The video adapter 106 typically forms analog video signals which are appropriate for driving a cathode ray tube (CRT) display monitor (a CRT display is not shown, but would normally be coupled to the video adapter 106). It will be apparent that the computer system 100 is conventional and that the particular configuration of the computer system 100 illustrated in Figure 1 is exemplary.

5

As shown in Figure 1, the video adapter 106 may be coupled to a display system 200, rather than to a CRT display. The display system 200 includes a display controller 202, a display monitor 204 and may also include a frame buffer 206. The display controller 202 receives the analog video signals from the computer system 100 and converts them into digital samples prior to provision to the display monitor 204. The analog video signals are formed by the computer system 100 synchronously with a clock signal PCLK1 (e.g., a pixel clock). The clock signal PCLK1 may be formed by the CPU 102 or the video adapter 106 of the computer system 100.

A signal receiver section 208 included in the display controller 202 receives the analog video signals and samples them according to a sampling clock signal PCLK2 generated by a phase-locked loop 304 (Figure 2). Thus, the receiver section 208 converts the analog video signals into digital samples. The sampling clock signal PCLK2 is derived, in part, from the analog video signals and is further refined and adjusted in response to a set-up technique in accordance with the present invention.

The digital samples may be provided to a scaling section 210 of the display controller 202 and temporarily stored in the buffer 206. The scaling section 210 may modify the samples to compensate for differences in spatial and color resolution between the analog video signals and the requirements of the display monitor 204. For example, the scaling section 210 may interpolate image information between samples or may combine samples, as appropriate.

The samples may then be retrieved from the buffer 206 and provided to the display monitor 204 by an output section 212 of the display controller 202 at a rate appropriate for the display monitor 204. Preferably, the buffer 206 is implemented as dual-port memory so that read and write operations may be performed simultaneously.

5

The output section 212 provides video signals to the display monitor 204 according to a format appropriate to the display monitor 204. For example, assuming the display monitor 204 is configured to receive digital video signals, the output section 212 provides appropriate digital signals to the display monitor 204. However, assuming that the display monitor 204 is configured to receive analog video signals, the output section 204 converts the digital samples into an analog format appropriate for the display monitor 204. It will be apparent that additional processing of the samples may be performed by the display controller 202. For example, the display controller 202 may perform dithering, which is a technique for representing additional display colors.

Figure 2 illustrates a more detailed block diagram of the receiver section 208 of Figure 1. For clarity of illustration, the video adapter 106 of Figure 1 is also illustrated in Figure 2. Because the video adapter 106 is configured to drive a CRT display, as previously described, the video adapter 106 may form analog video signals, including an horizontal sync signal HSYNC1, a vertical sync signal VSYNC1 and red (R), green (G) and blue (B) component signals.

A mode detector 302 and a phase-locked loop (PLL) 304 in the receiver section 208 are coupled to receive the HSYNC1 and VSYNC1 signals from the video adapter 106. The mode detector 302 detects a mode (e.g., spatial resolution) of the video adapter 106 based upon the HSYNC1 and VSYNC1 signals. This may include detecting the relative frequencies, as well as the polarities, of the HSYNC1 and VSYNC1 signals. This mode information may be provided by the mode detector 302 to a processor (CPU) 306 of the receiver 208.

The PLL 304 recovers the clock signal PCLK1 based upon the HSYNC1 and VSYNC1 signals and based upon input (e.g., mode information) from the CPU 306. Thus, the PLL 304 forms a recovered clock signal PCLK2 which is utilized for sampling the analog RGB signals.

5

Note that the clock signal PCLK1 is typically not provided among the analog video signals, and is, therefore, not directly available to the receiver section 208. In addition, the PLL 304 may form a recovered horizontal sync signal HSYNC2 and a recovered vertical sync signal VSYNC2 based upon the signals HSYNC1 and VSYNC1. Thus, the HSYNC1 and VSYNC1 signals are preferably available to the receiver 208.

The RGB signals provided by the video adapter 106 are coupled to an analog-to-digital (A/D) converter 308 included in the receiver 208. The A/D converter 308 samples each of the RGB signals according to the sampling clock signal PCLK2. For sampling each of the three RGB signals, the A/D converter 308 may include three channels. Alternately, the A/D converter 308 may comprise three single-channel A/D converters. The A/D converter 308 forms digital RGB samples which may be provided to the scaler 210 (Figure 1). The digital samples formed by the A/D converter 308 are preferably 8-bit samples, thus, providing 256 discrete sample values, although another number of bits may be selected for the samples.

The recovered signals PCLK2, HSYNC2 and VSYNC2 are provided to a tuning circuit 310 along with the digital RGB samples. The tuning circuit 310, together with the CPU 306, communicate with the PLL 304 so as to control generation of the sampling clock signal PCLK2. As explained in more detail herein, information provided to the PLL 304 via the tuner 310 may control the PLL 304 to better synchronize the sampling clock signal PCLK2 to the frequency and phase of the clock signal PCLK1. This results in an improved image displayed by the display monitor 204 (Figure 1). Accordingly, the sampling clock signal PCLK2 is better coordinated to the analog video signals provided by the video adapter 106.

For adjusting the frequency of the sampling clock signal PCLK2, a set-up technique involves preconditioning the computer system 100 (Figure 1) to provide analog video signals to

5

the display controller 202 (Figure 1) which include a calibration pattern. The calibration pattern may include at least two calibration features in one or more of the RGB signals. The calibration features may be spaced by a predetermined time interval.

Preconditioning of the computer system 100 involves programming the computer system 100 to display a specific graphic image which is representative of the calibration pattern. As shown in Figure 3, the calibration features may appear on a display area of the display monitor 204 as vertical lines 402, 404. The calibration features may be distinguished from background 406 by contrast, such as by selecting a lighter shade for the background 406 and a darker shade for the calibration features. Alternately, a darker shade may be selected for the calibration features and lighter shade selected for the background 406.

Though the calibration features (e.g., vertical lines 402, 404) are displayed by the display monitor 204 in Figure 3, information relevant for adjusting the frequency of the sampling clock PCLK2 is obtained by the receiver 208 (Figures 1-2) of the display controller 202 from one or more of the analog video signals. Accordingly, it is not necessary that the calibration features actually appear on the display monitor 204. Rather, the display controller 202 may be conditioned to prevent them from appearing on the display monitor 204. Similarly, the calibration features need only be present in one of the RGB signals to be detected by the receiver 208, though the features may be present in two or three of the RGB signals.

The distance between the two calibration features (e.g., lines 402, 404) in the calibration pattern corresponds to a predetermined time interval related to a predetermined by a number of cycles of the clock signal PCLK1 which occur between the calibration features. This is shown in Figure 4 where the clock signal PCLK1 is illustrated along with waveforms 408 and 410. The waveform 408 represents the vertical lines 402 and 404 by spaced voltage pulses 412 and 414,

5

respectively, which are higher than a predetermined voltage level 416 representative of the background level (e.g., the lines 402, 404 of Figure 3 are lighter than the background 406 of Figure 3). Conversely, the waveform 410 represents the vertical lines 402 and 404 by spaced voltage troughs 418 and 420, respectively, which are lower than a voltage level 422 representative of the background level (e.g., the background 406 of Figure 3 is lighter than the lines 402, 404 of Figure 3). Though both waveforms 408, 410 are shown in Figure 4, only one of the waveforms 408, 410 need be present in the RGB signals for detection of the features (e.g., the vertical lines 402, 404 of Figure 3).

The receiver 208 (Figures 1-2) of the display controller 202 (Figure 1) detects the calibration features by sampling an appropriate one or more the analog video signals 408, 410 in accordance with the sampling clock signal PCLK2. The clock signal PCLK2 is also shown in Figure 4. Sampling may occur, for example, upon leading edges of the clock signal PCLK2. Alternately, the trailing edges of the clock signal PCLK2 may be utilized for sampling. A number of cycles (n) of the sampling clock PCLK2 which occur between the vertical lines 402, 404 (Figure 3) is measured (e.g., counted) by the tuning circuit 310 (Figure 2). In addition, a predetermined number (m) of cycles of the clock signal PCLK1 occurs between the calibration features. The predetermined number (m) is related to the predetermined time interval between the features and is utilized for preconditioning the computer system 100 to form the analog video signals having the features. The measured number (n) may then be compared to the predetermined number (m). In response to the comparison, the frequency of the sampling clock signal PCLK2 may be adjusted by the CPU 306 controlling the PLL 304 to match the frequency of the clock signal PCLK1 so as to compensate for differences in frequency between the clock signals PCLK1 and PCLK2.

TO ETHER HE WEST REPORT THE STATE OF ST

20

5

The frequency of the sampling clock signal PCLK2 may be increased or decreased by an amount which is calculated based upon the measured number (n), the predetermined number (m) and upon a frequency for the clock signal PCLK2. For example, assuming that the number (n) is 700 and the number (m) is 665, then the frequency of the sampling clock signal PCLK2 may be reduced to a level which is 665/700 = 0.95, or 95 percent, of its present frequency. Alternately, the frequency may be adjusted by an amount equal to a difference between the number (n) and the number (m). The reduced frequency may then be utilized as a sampling frequency of the PCLK2 signal for sampling the analog video signals from the adapter 106. Further, the sampling frequency may be arrived at iteratively. For example, assuming the measured number (n) is higher than the predetermined number (m), than the frequency of the sampling clock signal PCLK2 may be reduced by a predetermined amount (e.g., 1 Hz) or by a calculated amount (e.g., a percentage, as explained above). Then, a new number of cycles may be measured and compared to the predetermined number (m). Accordingly, the final frequency may be reached iteratively, after multiple rounds of adjustment and comparison.

For adjusting the phase of the sampling clock signal PCLK2, a set-up technique involves preconditioning the computer system 100 (Figure 1) to provide analog video signals to the display controller 202 (Figure 1) which include a calibration pattern having one or more calibration features. In the preferred embodiment, however, a plurality of calibration features are provided of minimum size, consistent with the resolution of the analog video signals, and spaced by uniform time intervals. These calibration features are present in one or more of the RGB signals. The intervals between calibration features preferably correspond to an integer multiple of cycles of the clock signal PCLK1. As shown in Figure 5, the calibration pattern may be

5

represented on the display monitor 204 by vertical lines 450. The vertical lines 450 may be distinguished from background 452 by contrast.

Though the calibration features (e.g., the vertical lines 450) are shown in Figure 5 displayed by the display monitor 204, information relevant for adjusting the phase of the sampling clock PCLK2 may be obtained by the receiver 208 (Figures 1-2) of the display controller 202 from one or more of the analog video signals. Accordingly, it is not necessary that these features actually appear on the display monitor 204. Rather, the display controller 202 may be conditioned to prevent these calibration features from appearing on the display 204.

The receiver section 208 of the display controller 202 detects the calibration features by sampling an appropriate one or more of the analog RGB video signals. The sampling is performed in accordance with each of a plurality of phases of the sampling clock signal PCLK2. Preferably, though not necessarily, the phases are spaced apart in phase by uniform phase intervals. Thus, the display controller 202 is capable of adjusting the phase of the sampling clock signal PCLK2. Figure 6 shows a plurality of phases (Phases 1-8) of the clock signal PCLK2 along with a waveform 454 which is being sampled. The waveform 454 is representative of the vertical lines 450 of Figure 5. Thus, the waveform 454 includes a voltage pulse 456 which is higher than a voltage level representative of a surrounding background level. Though eight phases are shown in Figure 6, it will be apparent that more or fewer phases may be utilized (e.g., 32 or 60).

Upon a leading edge of the clock signal PCLK2 for each of the plurality of phases (e.g., Phases 1-8) a sample is taken of the waveform 454, as shown in Figure 6 by the vertical dotted lines which intersect the waveform 454. Note that the samples need not be taken with respect to the same one of the calibration features (e.g., the vertical lines 450 of Figure 5). Rather, the

5

samples can be of different ones of the calibration features. This is because generation of the analog video signal which forms each of the plurality of calibration features is synchronized in phase with the clock signal PCLK1. Thus, the pulse 456 of Figure 6 may be representative of one or several of the vertical lines 450 of Figure 5.

Whether a phase of the clock signal PCLK2 appropriately detects the feature (represented by the pulse 456) may be determined by comparing the corresponding sample to a threshold level 458. More particularly, assuming that a phase results in sampling the waveform 454 below the level 458, then this indicates that background or an intermediate transition level is detected rather than the calibration feature. This is shown in Figure 6 by Phases 1-4. Assuming that a phase results in sampling the waveform 454 above the level 458, then this indicates that the phase results in sampling in accurate detection of the calibration feature. This is shown in Figure 6 by Phases 3-6.

Alternately, the calibration feature may be represented by a trough in the waveform 454 and the background may be represented by a level higher that that of the calibration feature. In which case, a lower threshold level 460 may also be provided, as shown in Figure 6. The lower threshold may be utilized for detecting calibration features which are present in one or more of the analog video signals as a voltage trough surrounded by a higher level representative of background. In which case, samples taken for each of the phases of the clock signal PCLK2 may be compared to the lower threshold 460 or to a range of values between the thresholds 458, 460. Samples below the threshold 460 may indicate accurate detection of the feature. Samples within the range bounded by the thresholds 458, 460 represent a transition, while samples above the upper threshold 458 may indicate background. Thus, it will be apparent that a single value or a range of values can be used for comparison. Preferably, the thresholds 458, 460 are selected

5

such that an appropriate phase is selected for the sampling clock PCLK2 despite ringing or noise which may occur in the waveform 454.

As a result of comparison of the samples to one or both of the thresholds 458, 460 one or more of the phases may result in detection of the calibration feature (e.g., Phases 5-8, as shown in Figure 6), whereas, one or more of the phases may not (e.g., Phases 1-4 in Figure 6).

Preferably, a phase is selected that is between two other phases which also result in detection of the feature. In the example shown in Figure 6, the Phases 6 and 7 are each between two other phases which also detect the feature 456. More particularly, Phase 6 is between Phase 5 and Phase 7, while Phase 7 is between Phase 6 and Phase 8, all of which result in detection of the feature. Thus, either Phase 6 or Phase 7 may be selected for the clock signal PCLK2. The selected phase may then be used for detecting the analog video signals received from the adapter 106.

To generalize phase selection, assuming that one or two phases for the clock signal PCLK2 result in accurate detection of the calibration feature, then any of such phases may be selected for the clock signal PCLK2. However, assuming that an odd number of phases of three or more result in accurate detection of the feature, then the selected phase is preferably generally centrally located among those phases (e.g., if Phases 3-7 result in detection of the feature, then Phase 5 is selected). Alternately, assuming that an even number of phases of four or more result in accurate detection of the feature, then the selected phase is preferably one of the two adjacent and centrally located of those phases (e.g., if Phases 2-7 result in detection of the feature, then Phase 4 or Phase 5 is selected). Accordingly, the selected phase desirably results in sampling near a center of the feature, which reduces the possibility of detection errors should the phase of the sampling clock PCLK2 or the phase of the analog video signal vary somewhat over time. As

5

a result, the selected phase for the sampling clock signal PCLK2 closely approximates the phase of the clock signal PCLK1.

For orienting a display image horizontally to a display area of the display monitor 204 (Figure 1), the set-up process involves preconditioning the computer system 100 (Figure 1) to provide analog video signals to the display controller 202 (Figure 1) which include a calibration pattern having at least one calibration feature. This calibration feature is present in one or more of the RGB signals. For example, as shown in Figure 7, the calibration feature may be represented on the display monitor 204 as a single vertical line 502, similar to the vertical line 402 (Figure 3) utilized for adjusting the frequency of the sampling clock PCLK2. The line 502 may be distinguished from background 504 by contrast.

Though the calibration feature is shown in Figure 7 displayed by the display monitor 204, information relevant for orienting the display image is obtained by the receiver 208 (Figures 1-2) of the display controller 202 from one or more of the analog video signals. Accordingly, it is not necessary that this feature (e.g., the line 502) actually appear on the display monitor 204. Rather, the display controller 202 may be conditioned to prevent this calibration feature from appearing on the display 204.

For orienting the display image, the vertical line 502 of Figure 7 is represented in Figure 8 by a pulse 506 in waveform 508. The waveform 508 is representative of one or more of the analog video signals. The pulse 506 has a higher voltage level than a level corresponding to the background 504 (Figure 7). For the analog video signals, a horizontal blanking interval follows a pulse in the HSYNC1 signal. The end of the blanking interval corresponds to an initial display position in the horizontal direction (designated as Hstart1 in Figure 8) and occurs a

5

predetermined number (k) of cycles of the clock signal PCLK1 after a pulse in the HSYNC1 signal.

Each cycle of the clock signal PCLK1 may correspond to a certain or minimum horizontal display increment, such as a pixel. Thus, the initial display position after the blanking interval may be a first pixel of a horizontal scan line, while each cycle in the clock signal PCLK1 occurring thereafter (until a next horizontal sync pulse) may correspond to one additional display increment in the scan line. As shown in Figure 8, the initial display position coincides with a second leading edge in the clock signal PCLK1 after the pulse in the HSYNC1 signal (and is labeled Hstart1). Because the horizontal blanking interval may vary, the number (k) of cycles of the clock signal PCLK1 between the HSYNC1 pulse and the Hstart1 clock cycle, also vary.

Note that because the HSYNC1 signal is provided to the display controller 202, the derived signal, HSYNC2 is expected to be closely synchronized to the HSYNC1 signal. Accordingly, these two signals are shown as one in Figure 8.

The vertical line 502 of Figure 7 has a predetermined position relative to the end of the blanking interval (e.g., the initial horizontal display position) which is generally determined by the programming of the computer system 100. Accordingly, a predetermined number (j) of cycles of the clock signal PCLK1 occur between the Hstart1 clock cycle and the pulse 506 of Figure 8. This is shown in Figure 8 by the pulse 506 being centered at approximately at leading edge one clock cycle after the Hstart1 clock cycle. Thus, the calibration feature (e.g., the vertical line 502) is present at the second display increment (e.g., the second pixel) of the horizontal scan line. The number (j) of clock cycles between the Hstart1 clock cycle and the pulse 506, however, may also vary. Thus, the feature 502 may be present in a horizontal scan line at a position other than at the second pixel.

Fig. 177 E. H. H. S. Line State Stat

20

5

For detecting the feature 502, the receiver 208 (Figure 2) of the display controller 202 may begin sampling an appropriate one or more of the analog video signals after a pulse in the HSYNC2 signal. Accordingly, a start of sampling time (labeled Hstart2 in Figure 8) for the receiver 208 may occur upon a next leading edge of a cycle of the signal PCLK2 after the pulse in the HSYNC2 signal. A number of cycles (h) of the clock signal PCLK2 which occur between the Hstart2 cycle and detection of the pulse 506 is then measured (e.g., counted). This measured number (h) is then compared to the predetermined number (j) of cycles in the PCLK1 signal between the end of the blanking interval Hstart1 and the pulse 506. Based upon this comparison, the number of cycles (h) in the sampling clock signal PCLK2 between the HSYNC2 pulse and start of sampling (the Hstart2 cycle of PCLK2) is adjusted, if necessary, such that start of sampling coincides with the end of the blanking interval and, thus, coincides with the first pixel of a horizontal scan line (the Hstart1 cycle of PCLK1) (e.g., the number h is made equal to the number j). Accordingly, in the example shown in Figure 8, start of sampling of the analog video signal is adjusted to occur at a cycle of the sampling clock signal PCLK2 which is labeled Hstart2' in Figure 8.

To summarize, a display image is oriented horizontally for the display monitor 204 (Figure 1) by establishing a predetermined horizontal position of a calibration feature relative to an initial display position (e.g., a first pixel of a horizontal line) for the analog video signals. This position is represented as a time interval equal to a number of cycles of the clock signal PCLK1. Then, a position of the same feature relative to a horizontal sync pulse is measured by digital sampling of the analog video signals. This position is represented as a time interval measured as a number of cycles of the sampling clock signal PCLK2. Finally, start of sampling for the display controller 202 (Figure 1) relative to the horizontal sync pulse is adjusted such that

5

the measured position coincides with the predetermined position. This may be accomplished by adjusting the start of sampling time to coincide with the end of blanking interval. As a result, a left-hand edge of an image displayed by the display monitor 204 is oriented such that the image is aligned to the left-hand edge of the display monitor 204 (assuming that the analog video is scanned from left to right). A right-hand edge of the display image is expected to be aligned with the right-hand edge of the display monitor 204 because the width of the image is appropriately scaled for the display monitor 204 by the scaling section 210 (Figure 1) of the display controller 202.

For orienting a display image vertically to a display area of the display monitor 204 (Figure 1), the set-up process involves preconditioning the computer system 100 (Figure 1) to provide analog video signals to the display controller 202 (Figure 1) which include a calibration pattern having at least one calibration feature. This calibration feature is present in one or more of the RGB signals. For example, as shown in Figure 9, the represented calibration feature may be a single horizontal line 602. The horizontal line 602 may be distinguished from background 604 by contrast.

Though the calibration feature is shown in Figure 9 displayed by the display monitor 204, information relevant for orienting the display image is obtained by the receiver 208 (Figures 1-2) of the display controller 202 from one or more of the analog video signals. Accordingly, it is not necessary that this feature actually appear on the display monitor 204. Rather, the display controller 202 may be conditioned to prevent this calibration feature from appearing on the display 204.

Figure 10 illustrates a timing diagram for vertically orienting a display image for a display monitor in accordance with the present invention. Note that the time scale of Figure 10

5

is expanded to relation to that of Figure 8. More particularly, Figure 10 illustrates multiple horizontal sync pulses which occur in the signals HSYNC1 and HSYNC2 between vertical sync pulses in the signals VSYNC1 and VSYNC2. Note that because the VSYNC1 signal is provided to the display controller 202, the derived signal, VSYNC2 is expected to be closely synchronized to the VSYNC1 signal. Accordingly, these two signals are shown as one in Figure 10. Similarly, the HSYNC1 and HSYNC2 signals are also expected to be closely synchronized to each other. However, for clarity of illustration of the set-up process for orienting an image vertically in accordance with the present invention, the HSYNC1 and HSYNC2 signals are shown separately in Figure 10.

For orienting the display image, the horizontal line 602 of Figure 9 is represented in Figure 10 by a pulse 606 in waveform 608. The waveform 608 is representative of one or more of the analog video signals. The pulse 606 has a higher voltage level than a level corresponding to the background 604 (Figure 9). For the analog video signals, a vertical blanking interval follows a pulse in the VSYNC1 signal. The end of the blanking interval corresponds to an initial display position in the vertical direction (designated as Vstart1 in Figure 10 and occurs a predetermined number (q) of pulses of the HSYNC1 signal after a pulse in the VSYNC1 signal.

Each pulse of the HSYNC1 signal may correspond to a certain or minimum vertical display increment, such as a pixel. Thus, the initial display position after the blanking interval may be a first horizontal scan line, while each pulse in the HSYNC1 signal occurring thereafter (until a next vertical sync pulse) may correspond to one additional horizontal scan line. As shown in Figure 10, the initial display position coincides with a third pulse in the HSYNC1 signal after the pulse in the VSYNC1 signal (and is labeled Vstart1). Because the vertical

5

blanking interval may vary, the number of pulses (q) of the HSYNC1 signal between the pulse in the VSYNC1 signal and the Vstart1 pulse, may also vary.

The horizontal line 602 of Figure 9 has a predetermined position relative to the end of the blanking interval (e.g., the initial vertical display position) which is generally determined by the programming of the computer system 100. Accordingly, a predetermined number (r) of HSYNC1 pulses occur between the Vstart1 clock cycle and the pulse 606 of Figure 10. This is shown in Figure 10 by the pulse 606 being located approximately at one pulse in the HSYNC1 signal after the Vstart1 clock cycle. Thus, the calibration feature (e.g., the horizontal line 602) is present at the second vertical display increment (e.g., at the second horizontal line). The number of pulses (r) in the HSYNC1 signal between the Vstart1 clock cycle and the pulse 606, however, may also vary. Thus, the feature 602 may be present at a position other than at the second horizontal line.

For detecting the feature 602, the receiver 208 (Figure 2) of the display controller 202 may begin sampling an appropriate one or more of the analog video signals after a pulse in the VSYNC2 signal. Accordingly, a start of sampling time (labeled Vstart2 in Figure 8) for the receiver 208 may begin upon a next pulse in the HSYNC2 signal following a pulse in the VSYNC2 signal. A number of pulses (u) of the HSYNC2 signal which occur between the Vstart2 cycle and detection of the pulse 606 is then measured (e.g., counted). This measured number (u) is then compared to the predetermined number (r) of pulses in the HSYNC1 signal between the end of the blanking interval (the Vstart1 pulse) and the pulse 606. Based upon this comparison, the number of pulses in the HSYNC2 signal between the VSYNC2 pulse and start of sampling (the Vstart2 pulse) is adjusted, if necessary, such that start of sampling coincides with the end of the blanking interval and, thus, coincides with the first horizontal line (the

20

5

Vstart1 pulse) (e.g., the number u is made equal to the number r). Accordingly, in the example shown in Figure 10, start of sampling of the analog video signal is adjusted to occur upon a pulse of the HSYNC2 signal which is labeled Vstart2' in Figure 10.

To summarize, a display image is oriented vertically for the display monitor 204 (Figure 1) by establishing a predetermined vertical position of a calibration feature relative to an initial display position (e.g., a first horizontal line) for the analog video signals. This position is represented as a time interval equal to a number of pulses in the HSYNC1 signal. Then, a position of the same feature relative to a vertical sync pulse is measured by digital sampling of the analog video signals. This position is represented as a time interval measured as a number of pulses in the HSYNC2 signal. Finally, start of sampling for the display controller 202 (Figure 1) relative to the vertical sync pulse is adjusted such that the measured position coincides with the predetermined position. This may be accomplished by adjusting the start of sampling time to coincide with the end of the vertical blanking interval. As a result, a top edge of an image displayed by the display monitor 204 is oriented such that the image is aligned to the top edge of the display monitor 204 (assuming that the analog video is scanned from top to bottom). A bottom edge of the display image is expected to be aligned with the bottom edge of the display monitor 204 because the height of the image is appropriately scaled for the display monitor 204 by the scaling section 210 (Figure 1) of the display controller 202.

Referring again to Figure 1, so that the display controller 202 is prepared to perform each of the above-described set-up techniques at an appropriate time, the computer system 100 may be preconditioned for notifying the display controller 202 prior to performing one or more of these set-up techniques. In the preferred embodiment, the computer system 100 is

5

preconditioned to provide a predetermined data sequence via one or more of the analog RGB signals by encoding the data onto the analog signal.

Figure 11 illustrates a display image including features 702 for communicating digital data from the host computer system 100 to the display controller 202 in accordance with the present invention. As shown in Figure 11, the features 702 form a unique pattern (i.e., a data sequence) which is distinguished from background 704 by contrast. It will be apparent that the pattern shown in Figure 11 is exemplary and that one or more different data sequences may be utilized. The display controller 202 samples one or more of the analog signals to detect and to identify the data sequence being sent by the computer system 100.

Though the features 702 are displayed by the display monitor 204 in Figure 11, the data sequence is obtained by the receiver 208 (Figures 1-2) of the display controller 202 from one or more of the analog video signals. Accordingly, it is not necessary that the features 702 actually appear on the display monitor 204. Rather, the display controller 202 may be conditioned to prevent them from appearing on the display monitor 204. Similarly, the features 702 need only be present in one of the RGB signals to be detected by the receiver 208, though the features 702 may be present in two or three of the RGB signals.

For detecting the features 702, the features 702 may be provided beginning at a predetermined time interval after a pulse in the HSYNC2 signal and may be outside of horizontal and vertical blanking intervals.

Once the data sequence is identified, the display controller 202 may respond by performing one or more of the set-up techniques initiated by the particular data sequence.

Accordingly, the data sequence serves as a command from the computer system 100 to the display controller 202. A single predetermined data sequence and, thus, a single command, may

5

instruct the display controller to perform all of the set-up techniques in a predetermined order. These set-up techniques may include: sampling frequency adjustment as described herein with references to Figures 3-4; sampling phase adjustment, as described herein with reference to Figures 5-6; horizontal display orientation, as described herein with reference to Figures 7-8; and vertical display orientation, as described herein with reference to Figures 9-10. Alternately, several different commands may be provided to the display controller 202 by the computer system 100. For example, a predetermined data sequence and, thus, a command, may correspond uniquely to each of these set-up techniques (e.g., sampling frequency adjustment) or to groupings of selected ones of the set-up techniques (e.g., sampling frequency and phase adjustment).

In accordance with another embodiment of the present invention, predetermined data sequences provided by the computer system 100 (Figure 1) to the display controller 202 via one or more of the analog video signals may include information regarding the analog video signals formed by the computer system 100. For example, a data sequence may inform the display controller 202 as to various parameters of the analog video signals (e.g., horizontal or vertical resolution) or as to which standardized format the computer system utilizes for forming the analog video signals (e.g., VGA or Super VGA).

As another example, the data sequence may provide information to the display controller 202 representative of the beginning and ending of the horizontal and vertical blanking intervals relative to horizontal and vertical sync pulses, respectively. Thus, the data sequence may include values representative of the duration of the front or back porch for the analog video signals, such as a number (e.g., the number k of Figure 8) of cycles of the clock signal PCLK1 between a pulse in the HSYNC1 signal and an initial horizontal display position. Further, the data

5

sequences may include a number (e.g., the number q of Figure 10) of pulses in the HSYNC1 between a pulse in the VSYNC1 signal and an initial vertical display position.

Providing information to the display controller 202 representative of the horizontal blanking period using a data sequence in the analog video signals may be utilized to appropriately orient the display image horizontally. In which case, it may be unnecessary to orient the image by detecting a calibration feature in the manner described with reference to Figures 7-8. Similarly, providing information to the display controller 202 representative of the vertical blanking period using a data sequence in the analog video signals may be utilized to appropriately orient the display image vertically. In which case, it may be unnecessary to orient the image by detecting a calibration feature in the manner described with reference to Figures 9-10.

As yet another example, the data sequence may provide information to the display controller 202 representative of the frequency of the clock signal PCLK2. In which case, it may be unnecessary to adjust the clock frequency using a calibration patter in the manner described with reference to Figures 3 and 4.

From the foregoing it should be apparent that the present invention provides an improvement in that sampling of analog video signals for conversion of those signals into a format suitable for display by a display monitor may be better adapted to a source of the analog video signals.

While the foregoing has been with reference to particular embodiments of the invention, it will be appreciated by those skilled in the art that changes in these embodiments may be made without departing from the principles and spirit of the invention, the scope of which is defined by the appended claims.

2

5.

What is claimed is:

1	1.	A method of communicating digital data from a computer system to a display	
2	device	comprising:	
3		receiving an analog video signal from a computer system, the analog video signal	
4	including a predetermined data pattern;		
5		sampling the analog video signal to detect the predetermined data pattern; and	
6		recovering digital data from the detected predetermined data pattern.	
1	2.	The method according to claim 1, wherein the predetermined data pattern occurs a	
2	predetermined time interval after a horizontal sync pulse which is associated with the		
3	analog video signal.		
1	3.	The method according to claim 1, wherein the predetermined data pattern occurs	
2	outside of a blanking interval for the analog video signal.		
1	4.	The method according to claim 1, wherein the display device responds to the	
2	predetermined data pattern by commencing a set-up process.		

sampling rate for sampling the analog video signal.

The method according to claim 4, wherein the set-up process includes adjusting a

2

3

1

2

1

2

3

- 1 6. The method according to claim 4, wherein the set-up process includes adjusting a sampling phase for sampling the analog video signal.
- 7. The method according to claim 4, wherein the set-up process includes adjusting an orientation of a display image for the display device.
- 1 8. The method according to claim 7, wherein said adjusting an orientation of the 2 display image comprises adjusting a sampling start time for the analog video signal 3 relative to a horizontal sync pulse.
 - 9. The method according to claim 7, wherein said adjusting an orientation of the display image comprises adjusting a sampling start time for the analog video signal relative to a vertical sync pulse.
 - 10. The method according to claim 1, wherein the predetermined data pattern is representative of a parameter of the analog video signal.
- 1 11. The method according to claim 10, wherein the parameter is representative of a resolution of the analog video signal.
 - 12. The method according to claim 10, wherein the analog video signal is formed in accordance with a clock signal, the parameter being representative of a frequency of the clock signal.

1	13.	The method according to claim 1, wherein the predetermined data pattern is	
2	representative of a beginning of a horizontal blanking interval relative to a horizontal		
3	sync pulse for the analog video signal.		
1	14.	The method according to claim 13, wherein the predetermined data pattern is	
2	utilize	d for adjusting a horizontal orientation of a display image for the display device.	
1	15.	The method according to claim 1, wherein the predetermined data pattern is	
2	representative of a beginning of a vertical blanking interval relative to a vertical sync		
3	pulse for the analog video signal.		
1	16.	The method according to claim 15, wherein the predetermined data pattern is	
2	utilize	d for adjusting a vertical orientation of a display image for the display device.	
1	17.	An apparatus for communicating digital data from a computer system to a display	
2	device comprising:		
3		means for receiving an analog video signal from a computer system, the analog	
4	video signal including a predetermined data pattern;		
5		means for sampling the analog video signal for detecting the predetermined data	
6	natterr	n: and	

means for recovering digital data from the detected predetermined data pattern.

2

1

2

1

2

- 1 18. The apparatus according to claim 17, wherein the predetermined data pattern occurs a predetermined time interval after a horizontal sync pulse which is associated with the analog video signal.
- 1 19. The apparatus according to claim 17, wherein the predetermined data pattern occurs outside of a blanking interval for the analog video signals.
- 1 20. The apparatus according to claim 17, wherein the display device responds to the 2 predetermined data pattern by commencing a set-up process.
 - 21. The apparatus according to claim 20, wherein the set-up process includes adjusting a sampling rate for sampling the analog video signal.
 - 22. The apparatus according to claim 20, wherein the set-up process includes adjusting a sampling phase for sampling the analog video signal.
 - 23. The apparatus according to claim 20, wherein the set-up process includes adjusting an orientation of a display image for the display device.
- The apparatus according to claim 23, wherein said adjusting an orientation of the display image comprises adjusting a sampling start time for the analog video signal relative to a horizontal sync pulse.

2

3

1

2

3

- The apparatus according to claim 23, wherein said adjusting an orientation of the display image comprises adjusting a sampling start time for the analog video signal relative to a vertical sync pulse.
- 1 26. The apparatus according to claim 17, wherein the predetermined data pattern is 2 representative of a parameter of the analog video signal.
- The apparatus according to claim 26, wherein the parameter is representative of a resolution of the analog video signal.
 - 28. The apparatus according to claim 26, wherein the analog video signal is formed in accordance with a clock signal, the parameter being representative of a frequency of the clock signal.
 - 29. The apparatus according to claim 17, wherein the predetermined data pattern is representative of a beginning of a horizontal blanking interval relative to a horizontal sync pulse for the analog video signal.
- 1 30. The apparatus according to claim 29, wherein the predetermined data pattern is 2 utilized for adjusting a horizontal orientation of a display image for the display device.

- 1 31. The apparatus according to claim 17, wherein the predetermined data pattern is
- 2 representative of a beginning of a vertical blanking interval relative to a vertical sync
- 3 pulse for the analog video signal.
- 1 32. The apparatus according to claim 31, wherein the predetermined data pattern is
- 2 utilized for adjusting a vertical orientation of a display image for the display device.

5

Abstract:

Method and apparatus by which digital data is communicated from a computer system to a display device. An analog video signal received from a computer system includes a predetermined data pattern. The analog video signal is sampled to detect the predetermined data pattern. The digital data is then recovered from the detected predetermined data pattern. The predetermined data pattern may occur a predetermined time interval after a horizontal sync pulse or may occur outside of a blanking interval. The display device may respond to the predetermined data pattern by commencing a set-up process, such as, adjusting a sampling rate for sampling the analog video signal; adjusting a sampling phase; or adjusting an orientation of a display image for the display device. Adjusting an orientation may comprise adjusting a sampling start time relative to a horizontal or vertical sync pulse. The predetermined data pattern may be representative of a parameter of the analog video signal, such as, resolution or frequency. The predetermined data pattern may be representative of a beginning of a horizontal blanking interval relative to a horizontal sync pulse for the analog video signal or representative of a beginning of a vertical blanking interval relative to a vertical sync pulse for the analog video signal. The predetermined data pattern may be utilized for adjusting a horizontal or vertical orientation of a display image for the display device.

Gray Cary\HV\7043481.1

1200471-991180




Figure 1




Figure 2




Figure 3




Figure 7




Figure 5




Figure 6




Figure 7

() F




Figure 8

£ + 5




Figure 9

4 } \$




Figure 10




Figure 11

DECLARATION AND POWER OF ATTORNEY

DECLARATION:

As the below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

The below named inventor is the sole inventor of the subject matter which is claimed and for which a patent is sought on the invention for METHOD AND APPARATUS FOR COMMUNICATING DIGITAL DATA FROM A COMPUTER SYSTEM TO A DISPLAY DEVICE

the specification of which:

[3	x] is attached hereto.		
[Pending] was filed as application serial no	on	, the status of which is

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration.

I acknowledge the duty to disclose information which is material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATIONS

Number	Country	Date Filed	Priority Claimed (Yes/No)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) regarding events which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

PRIOR UNITED STATES APPLICATIONS

I hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Application Serial Number	Filing Date	Status

POWER OF ATTORNEY

On behalf of <u>Trident Microsystems, Inc.</u>, Assignee of my entire right, title and interest, I hereby appoint the following attorney(s) and/or agent(s) with full power of substitution to act exclusively for it to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Barry N. Young (Reg. No. 27,774); Timothy W. Lohse (Reg. No. 35,255); David F. Kleinsmith (Reg. No. 40,050); Gregory P. Raymer (Reg. No. 36,647); Stephen E. Reiter (Reg. No. 31,192); Robroy R. Fawcett (Reg. No. 35,133); Steven R. Sprinkle (Reg. No. 40,825); William N. Hulsey III (Reg. No. 33,402); Ervin Johnston (Reg. No. 20,190); Terrance A. Meador (Reg. No. 30,298); Ramsey R. Stewart (Reg. No. 38,322); Stanley H. Kim (Reg. No. 40,047); June M. Learn (Reg. No. 31,238); John Oskorep (Reg. No. 41,234); Michael R. Shevlin (Reg. No. 38,724); Timothy N. Ellis (Reg. No. 41,734); David R. Stevens (Reg. No. 38,626); William Goldman (Reg. No. 42,590); Derek Westberg (Reg. No. 40,872)

All correspondence should be addressed to:

Derek J. Westberg
GRAY CARY WARE & FREIDENRICH LLP
Attn: Patent Department
400 Hamilton Avenue
Palo Alto, CA 94301-1825

All telephone calls should be directed to Derek J. Westberg, telephone number (650) 320-7478.

Inventor's Full Name:	Walter C. Lin
Inventor's Signature:	Walterfin
Date:	1/15/99
Residence:	San Jose, California
Citizenship:	United States of America
Post Office Address:	2290 Shadetree Lane
	San Jose, CA 95131